Implementation of Single Scan Chain Reconfiguration Techniques
نویسنده
چکیده
Sridhar Narayanan and Melvin A. Breuer have proposed techniques to minimize test application time on circuits using scan-path with a single scan chain. Their main idea is to employ multiplexers to bypass registers that are not frequently accessed in the test process. The obvious question is how many multiplexers should be inserted in the scan chain and where should they be inserted. The work presented herein aims at implementing the reconfiguration techniques developed by Narayanan and Breuer in software, using the C++ programming language. Based strictly on their theoretical work, I wrote a software program that automatically finds a solution to the problem of inserting multiplexers in the scan chain.
منابع مشابه
FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کاملReconfiguration of Supply Chain: A Two Stage Stochastic Programming
In this paper, we propose an extended relocation model for warehouses configuration in a supply chain network, in which uncertainty is associated to operational costs, production capacity and demands whereas, existing researches in this area are often restricted to deterministic environments. In real cases, we usually deal with stochastic parameters and this point justifies why the relocation m...
متن کاملTest Ready Core Design for Teaklite Core
This paper describes test ready core design methodology for TeakLite core. Implementation issues and techniques about test access with minimal test pins, scan chain reconfiguration, and UDL test capability are presented. Testability enhancement for development of high quality test vector is also described. As the result, a very high fault coverage of 99.68% has been achieved. We also present th...
متن کاملScan Test Cost and Power Reduction Through Systematic Scan Reconfiguration
This paper presents segmented addressable scan (SAS), a test architecture that addresses test data volume, test application time, test power consumption, and tester channel requirements using a hardware overhead of a few gates per scan chain. Using SAS, this paper also presents systematic scan reconfiguration, a test data compression algorithm that is applied to achieve 10× to 40× compression r...
متن کاملHeuristic Optimization Techniques for Network Reconfiguration in Distribution System
Network reconfiguration is an operation to modify the network topology. The implementation of network reconfiguration has many advantages such as loss minimization, increasing system security and others. In this paper, two topics about the network reconfiguration in distribution system are briefly described. The first topic summarizes its impacts while the second explains some heuristic optimiz...
متن کامل